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Abstract
Instruction set simulators are a class of tools that simulate computer systems
at the layer where the hardware meets the software. Applications include com-
puter architecture design, compiler design, and performance studies of complex
systems. Since the machines being modeled are frequently future designs, the
performance of such simulators is a constant concern.
We distinguish simulators from emulators by their ability to gather informa-
tion about the execution in addition to the functional result. Thus, simulation
can be viewed as emulation with instrumentation. The added instrumentation
makes it much harder to obtain reasonable performance. Simulators are typi-
cally implemented with threaded code, dynamic cross compilation, or a mixture
of both.
In this thesis an approach that combines the exibility of threaded code
with the higher performance of dynamic cross compilation is presented. The
run-time generated code not only inlines much common instrumentation, but
queries the simulator for information to guide it in generating code.
We evaluate the resulting simulator using the SPECint95 benchmark suite,
representative of CPU-intensive integer programs. The resulting performance
is a slowdown compared to native execution of between 10:7 and 36:2 for low
levels of instrumentation, and between 14:8 and 50:8 for high levels. This is a
signicant improvement over earlier results.
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Chapter 1
Introduction
Instruction set simulators model a target computer system by interpreting the
eects of each executed instruction. They can, in principle, model any computer,
gather any statistic, and run any program that the target architecture would
run, including the operating system. They can serve as back-ends to traditional
debuggers as well as architecture design tools such as cache simulators.
This exibility makes instruction set simulators suitable tools for address-
ing a range of problems in computer architecture and software engineering, and
they are indeed popular among computer architects and embedded system pro-
grammers, to name two traditional audiences.
The nature of the simulation implies that performance is a permanent con-
cern. Operations that are implemented in optimized on-chip hardware on the
targetsuch as translation look-aside buersneed to be explicitly modeled.
The whole purpose being to gather information on the execution, we are faced
with the additional overhead of detailed instrumentation. In contrast to other
elds of simulation, the consistent performance improvements in available com-
puter hosts are of little comfort, since the target system being modeled is itself
either a contemporary system or a future design.
The ever increasing complexity in the simulated systems have further opened
up this performance gap. At the same time, the types of questions asked of such
simulators have grown monotonically. The traditional questions include queries
relating to what instructions are executed and in what order, and the memory
access patterns they produce. Each new performance-enhancing architecture
feature adds to this set; including on-chip caches, branch prediction tables,
predicated execution, and multiple pipelines.
Thus, the exibility of instruction set simulation comes at a costinstruction
set simulators are often slow, easily over three orders of magnitude slower than
native execution. Such poor performance severely hampers their practicality,
limiting them to toy benchmarks or very patient users. Realistic workloads
are today on the order of several hundred billion target instructions and detailed
information is often desired for the full execution. Modeling such workloads
requires a worst-case slowdown of below two magnitudes to be practical.
We have previously developed an instruction set simulator, SimICS, which
achieves this goal, running with a slowdown of 25-44 with low levels of instru-
mentation and 30-60 with high levels. It allows us to complete a simulation
run of a realistic workload in under 24 hours. Improvements beyond this are of
signicant practical benet.
This thesis describes the implementation of optimizing, instrumentation-
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aware, dynamic code generation within SimICS. The mixture of interpretation
and direct execution is a classic theme in virtual machine implementations.
Examples of previous instruction set simulators using dynamic code generation
include Shade [7], MINT [30], Embra [34], and Talisman 2 [5].
The contribution of this thesis over previous work is twofold. First, we
are more aggressive in our code generation than previous approaches, including
using proling information as a guide, translating multiple basic blocks, and
applying relatively aggressive techniques such as global register allocation and
instruction scheduling. Second, we include in the code generation a broader
scope of the actual problem, namely that of an instrumented execution. Thus,
a range of instrumentation aspects are fully or partially inlined in the generated
code, including basic block proling, data cache modeling, instruction cache
modeling, memory access proling, and event queue management.
In addition to the processing units and memory systems, we must also have
some way of handling the target environment. We can either emulate the oper-
ating system, or we can use an existing operating system and instead emulate
the system seen by the operating system. Unfortunately, neither approach is
uncomplicated. Emulating an operating system faithfully is complicated, and
running an existing operating system on a simulator requires emulation of the
system-level architecture, including all sorts of devices used in real systems.
There is a range of methods to implement instruction set simulation. The
most straightforward is to explicitly interpret each instruction, updating a global
state representing the target computer after every instruction. Explicit inter-
pretation is clearly the most exible approach, and it will always be a research
concern to study how far this approach can be pursued it terms of performance
and applicability. Using sampling techniques while running on true hardware
yield much better performance but in not as exible.
1.1 Background
As in any eld of engineering, computer architects and programmers make heavy
use of simulation to model characteristics of current and future systems. A
computer can be modeled at several levels: a low-level view might include the
electrical characteristics of individual transistors, and a high-level view might
consider the communication patterns of program modules across a network.
Instruction set simulation takes what we might term the midrange view of
a computer. They interpret target instructions by interpreting their eects,
one-by-one, within a simulator running on a host system. At this level, we are
interested in events such as a taken branch, an access to main memory, or a
reference to a memory-mapped device register. In the literature, this level is
frequently referred to as the program level and sometimes as the register transfer
level.
There are perhaps two reasons for why this level is of particular interest.
Firstly, it is the level where the software meets the hardware, given today's
preferred manner of building computers. Secondly, it is the lowest level where
we know how to simulate with sucient ecacy to model realistic scenarios.
Examples of problems that we might want to address at this level are:
 Report the frequency and type of memory accesses generated when run-
ning a set of benchmark programs on a parallel computer with a particular
type of memory hierarchy.
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 Determine which parts of an arbitrary program are executed most fre-
quently.
 Provide a traditional program-debugging environment for a future com-
puter prior to availability.
 Evaluate instruction cache performance of a multi-programmed workload
for several cache parameters.
 Locate which instructions in the boot phase of an operating system that
access a particular memory-mapped register device.
As the examples illustrate, the application of instruction set simulation
ranges from computer architecture design to the more commonplace activities
of program analysis, debugging, and performance tuning.
Obviously, there are alternatives to simulation that could address these same
problems, such as hardware probes and analytical models, to name two ex-
tremes. The reasons we often need simulation are varied:
 The target architecture might be a future design, and so no hardware is
available.
 The architecture elements that we wish to study might be impractical to
access on a real system, such as the contents of the rst-level instruction
cache.
 The measurements we wish to perform are dicult on a real machine
without perturbing the execution.
 It may be dicult to control sources of non-determinism in a situation
where we want repeatable results.
A separate issue is the scale of the target system. A small target presents
few problems, but unfortunately a large proportion of computer systems run
heavy workloads. This requires our simulation to be fast and have a reasonable
memory overhead.
The target systems that we consider have a mixture of user and system code,
components might only be available in binary format, and there may be multiple
processors.
We emphasized the need for performance in the introduction. A practical
environment needs to run with a slowdown of better than two orders of mag-
nitude; this allows realistic workloads (today around 10
11
events) to complete
within a 24-hour period. This can be achieved today with carefully designed
interpreters, using threaded-code techniques that we will describe briey a little
later in this thesis.
1.1.1 The problem with interpreters
Very little of the work done by the interpreter in a traditional simulator is
necessary. This is especially true when the host and target architectures are
similar. In a system-level simulator based on interpretation, there are four
steps to be done for each target instruction:
1. Simulate the principal eects of the instruction on a model of the target.
2. Update instruction pointers.
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3. Check for any asynchronous events before the next instruction.
4. Dispatch the next instruction.
The last three steps we will refer to as the epilogue. In implementing a modern
simulator on a current RISC platform, simulating a simple triadic instruction
such as register-register addtakes 8 host instructions to simulate the instruc-
tion semantics, and 6 host instructions for the epilogue. Overall, this results in
a slowdown limit of this technique of around 14 ignoring dierences in pipeline
utilization and cache behavior.
But only one instruction is strictly necessary. The others are used for deter-
mining which registers are used, and saving/restoring them from the simulated
register le. The 6 host instructions in the epilogue only perform useful work if
something interrupts instruction ow, which is generally not the case.
For more complex instructions, in particular memory operations or branches,
the situation is somewhat better in the sense that these instructions are more
dicult to simulate (we need to model caches, etc.), so proportionally more
useful work is being done. But simple instructions dominate, constituting 40-
50% of an executionsee gure 3.2.
1
The lower three categories of instructions
are of particular signicance: these are all suciently simple to be amenable to
aggressive code generation techniques.
Factoring in various other overheads, we see why actual implementation of
fast threaded code simulators reach a slowdown of at best 20-30.
It has long been recognized that the interpreter overhead can be reduced
signicantly by binary translationselecting a segment of target code and gen-
erating corresponding code for the host architecture. Exploring the design space
is the topic of this thesis.
We improve on traditional approaches by integrating interpretation with
run-time code generation. Combining interpretation with code generation is an
old concept but generally avoided due to its complexity.
During the thesis work a paper was submitted to a conference. This thesis is
a more comprehensive version of that paper. The paper was written by myself
and my thesis supervisor, Peter S. Magnusson.
1.2 Thesis outline
Chapter 2 presents our starting point, the SimICS SPARC-V8 interpreter. In
Chapter 3 the design principles are presented and defended. The implemen-
tation is described in some detail in Chapter 4. A performance evaluation is
presented in Chapter 5, while Chapter 6 presents related work. Finally, con-
clusions are drawn in Chapter 7. Appendix A presents our host and target
architecture. The reader is assumed to have some basic knowledge in computer
architecture.
1
We omit perl from the suite throughout the thesis since it does not run reliably on
our original interpreter. We have yet to determine if this is due to a bug in perl or in the
interpreter.
Chapter 2
SimICS Overview
SimICS is a system-level instruction set simulator. It is suciently fast to run
interactive applications, yet exible enough to enable the user to specify details
of the simulated machine, such as the memory hierarchy and I/O devices.
The roots of SimICS goes back to the g88 simulator written by Robert
Bedichek. At rst SimICS simulated the Motorola 88k using the SPARC as
host. To permit simulation of the data diusion machine (DDM) that was being
developed at SICS the simulator was extended to handle multiple processors [19].
SimICS was later extended to handle the SPARC as target architecture [26]
and it is currently the only maintained target. In the future, the SimGen [17]
simulator generator will be used to make SimICS portable to a larger number
of target machines.
Applications are typically run on top of a Unix emulation layer, which takes
care of traps just as an operating system would. The Unix emulation layer
is not instrumented, so the statistics gathered by SimICS cover only the user
level code. SimICS can also be used in system mode where it emulates a full
target architecture (sun4m) as seen by the operating system. Using the system
mode, we can run either Solaris 2.6 or a Linux port to obtain complete system
instrumentation. The system mode is also useful when debugging the operating
system itself. Devices simulated include interrupt devices, MMU, DMA, SCSI,
console, and a network interface. SimICS can run as a virtual workstation on
the local network, allowing remote login, ftp, etc. Disk contents are virtualized
with a delta structure that can be saved to disk, simplifying repetitive studies.
Figure 2.1 schematically describes the dierent layers in the SimICS envi-
ronment.
In this section we will describe details of pertinent parts of SimICS. The
generated code needs to co-exist harmoniously with the static components. Fur-
thermore, available instrumentation need not only be maintained, but can be
put to good use to guide code generation.
2.1 Threaded code
Conceptually, an interpreter consists of a fetch-decode-dispatch-execute cycle
that is iterated for every instruction of the target program. Each target in-
struction corresponds to some piece of code in the interpreter, called the service
routine. Threaded code [6] essentially inlines the fetch-decode-dispatch cycle
into the tail of each service routine. It does this by introducing an intermediate
code format that is designed to be simple to interpret. There are a variety of
10
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Simulator core Threaded code interpreter
SimICS
Figure 2.1: The SimICS environment.
threaded code techniques, the approach most suitable to modern RISC hosts
generally being direct threading where the full address of the entry point of the
service routine is stored in the intermediate format.
We use a threaded code interpreter core to simulate the target instructions,
following many of the design ideas in systems like Mimic [23], g88 [3], and
MINT [30]. The rst time an instruction is to be executed, it is translated
into a double-word intermediate format. In the intermediate format, the rst
word is a pointer to a service routine for that instruction type, see Figure 2.2.
The second word consist of arguments to the service routine, typically register
identiers.
add r1, r2, r3
ble 0x4710
0x4710
0x4714
Intermediate code
dst: r3 src1: r1 src2: r2
Service routines
add
on-page bleoffset: -4
Target code
Lazy
translation
Figure 2.2: Threaded code model.
SimICS is written in C. Threaded code can be implemented in C in a variety
of manners. Common approaches include a combination of inline assembler and
post-processing of the assembler output of the C compiler; using the computed
goto extension of GCC v2.0 or later [28]; or relying on tail recursion optimiza-
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tion with one C function per service routine.
1
Our group have used all three
techniques at various times, this thesis relates to the version of SimICS using
computed goto:s.
The choice of a full function pointer for the threaded code entry permits
us to create new service routines at runtime. Furthermore, the second word is
always prefetched by the previous service routine into a global register, making
the service routines position independent. These design elements permit us to
augment the threaded code with dynamically generated code without further
modication to the threaded code model. In other words, there is no added
direct overhead from switching between static and dynamic code.
2.2 Condition code simulation
The SPARC architecture includes an explicit condition code register. Condition
codes are not set implicitly on every instruction as in some CISC processors,
but rather by versions of the ALU instructions. When porting SimICS to the
SPARC the designers observed that the by far most common way to set the
condition codes is via the subcc instruction. An optimization was introduced
where the arguments to the subcc instruction were saved so that the condition
codes could be evaluated lazily using a single compare [26].
However, some instructions set the condition codes in ways that cannot be
generated by a single compare. For those instructions, the condition codes are
calculated explicitly. This results in two modes of operation depending on how
the condition codes are set.
Optimistic mode, where the condition codes are represented as a pair of regis-
ter values suitable for a subcc instruction. Since the semantics of the subcc
instruction is directly mapped to the relational operators in C, this makes
it easy to write service routines for the conditional instructions. For ex-
ample, the test in the bge (branch if greater or equal) instruction would be
coded as if (VALUE_A >= VALUE_B) branch() else fall_through().
Non-optimistic mode, where the individual condition code ags (negative,
zero, overow, and carry) are explicitly calculated in every condition code
setting service routine. If coded in a portable way, this calculation is time
consuming and should be avoided. However, in SPARC-V8+ there exists a
user instruction that can read the condition codes making the calculation
fast, but non-portable.
Instead of inserting a mode test in the service routines that reads the condition
codes, the services routines are built in two versions, and the intermediate code
is duplicated. It turns out that switching between the two modes is rather cheap
and that the interpreter runs less than one-tenth of one percent of its time in
the slower non-optimistic mode [26].
2.3 Memory hierarchy
A useful feature in SimICS is the ability to simulate a variety of memory-related
resources, including data caches, instruction caches, virtual memory caches, and
proling of memory access patterns. All the statistics are gathered on a per-
instruction or per-cache-line basis.
1
Tail call optimizations on the SPARC is not supported by GCC.
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SimICS retains enough state that we can use it as input to a more detailed
model, perhaps simulating pipeline utilization in superscalar processors. Us-
ing this technique, detailed performance measurements of complex systems can
be made without the enormous overhead of using a detailed simulator for the
complete execution [33].
Memory hierarchies are fully congurable by the user. A user writes a sim-
ulator of a cache or a TLB, and run-time links it with the simulator, using a
powerful and exible programming interface. Such programs are called mem-
ory hierarchy models. Since most memory operations do not result in a TLB
or cache miss, SimICS attempts to lter memory accesses as much as possible.
The lters operate on a 32-byte granularity. For example, a cache simulator is
frequently not interested in accesses to the most recently used (MRU) line of a
particular set, since these will not aect its state. In other words, when Sim-
ICS is used for cache studies, it aggregates cache hits (by counting all memory
accesses) and propagates cache misses to a user-implemented memory hierar-
chy simulator. All elements of memory hierarchy modeling are dynamic, except
minimum cache line size which is 32 bytes.
2
For the most common lter operation, a memory access, a full lter lookup
takes only 10 host instructions, making it possible to inline the lookups in trans-
lated code. This lookup includes translating from virtual address to location in
simulator data, an implicit TLB check, an implicit data cache check, an align-
ment assertion, and proling (counting) the memory access on the granularity
of 32 bytes.
Instruction references are not checked on every instruction fetch, but only
on cache line crossings and on taken branches. Again, the smallest granularity
is 32 bytes, corresponding to a line of 8 target instructions.
2.4 Proling
While running a program, SimICS records proling information for every branch.
The proling information is stored in the form of from-to vectors with associ-
ated count, using physical addresses and completely independent of the type
of code being executedespecially whether or not the code is self-modifying.
Even though only taken branches are counted, a complete arc prole can easily
be calculated using a simple dynamic programming algorithm [21].
Ecient (even optimal) algorithms exist to reduce the number of branches at
which proling counters have to be placed [2]. However, those algorithms require
control ow analysis that is not easily available in a system-level, interpreter-
based simulator, and are therefore not used in SimICS today.
2.5 Multiprocessor support
SimICS supports multiple processors with a common physical address space
(multiprocessors) and even multiple disjoint physical address spaces each with
one or many processors (distributed memory MIMD machines). The processors
on a common physical address space share the intermediate code. Consequently,
the service routines are unaware of on which processor the simulated instruction
is executed. This presents problems for the code generation extension presented
in this thesis (see Section 3.1).
2
The user can model arbitrary memory systems, but the lter function will not be helpful
for a granularity below 32 bytes.
Chapter 3
Approach
We wish to combine the performance benets of direct execution (running gen-
erated native code) with the exibility and accuracy of interpretation. The idea
is to have an interpreter core that can handle any situation that arises. Fre-
quently executed code is translated in a manner that can coexist fully with the
interpreter, maintaining the same semantics. These include:
 Accurate handling of asynchronous events. Events occur between instruc-
tions, at a granularity of one instruction. This permits correct statistical
sampling of application behavior, correct simulation of asynchronous de-
vices, and exact user breakpoints for debugging.
 Correct processor state. The target processor volatile state (registers and
status ags) must be correct whenever so required.
 Correct memory access sequence and timing, in particular allowing ne-
grained interleaving of memory accesses to a multiprocessor cache simu-
lator.
The code is generated on optimistic assumptions, including assertions to
conrm during execution that the assumptions are valid for every repetition of
the same code. Should any assumption fail, the instructions revert to being
interpreted on an instruction-by-instruction basis. Among the assumptions are:
no events, no page faults, no data or instruction cache misses, and no exceptions
or interrupts.
A threaded-code interpreter translates object code to an internal format
that is more easily interpreted. We extend this by allowing one or more target
instructions to be translated to host instructions, while maintaining the func-
tionality and correctness of the original design. The choice of which and how
many instructions to translate can be done according to several heuristics.
We wish to eliminate as much overhead as possible, in particular:
Instruction ow. Determining the next instruction implies a dispatch cost
that can be eliminated by using the normal ow of the host processor:
translated code will lie consecutively on the host machine.
Event handling. All asynchronous events, and several other functions, are
mapped to a single counter. The semantics of this counter is that it
is decremented on each executed instruction, and an event handler called
when it reaches zero. At translation time we know the lengths of the paths
14
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in the code block, allowing us to perform the event checks with larger
granularity. This will preserve the semantics as long as nothing within
the translated block aects the event queue, which can be ascertained at
translation time.
Reading/writing registers. We may cache simulated registers in host regis-
ters, removing redundant memory operations.
Instrumentation. Various types of common instrumentation can be consid-
ered in a more global fashion when translating: (The event handling that
we already mentioned includes some instrumentation.) For example, the
work of proling instructions that have executed can be reduced by data-
ow analysis; we can attempt to detect data cache hits and TLB hits
cheaply; instruction cache misses can be ruled out prior to entry to known
code.
We wish to generate a minimal amount of code, both in order to reduce
translation cost as well as host instruction cache pressure, so only the common
cases should be handled directly in the translated block. If the dynamics are
complex, the compiled code needs to be exited in an orderly manner: registers,
ags, instruction pointers, etc., need to be updated to reect the point of the
code where the exit occurred. The performance impact should be minimal,
assuming a low cost of mode switch.
The advantage of generating code is to eliminate the process switch cost,
i.e., moving between the generated code context and the (pre-compiled) simula-
tor context. This cost becomes less of an issue the more complex the operation
is. This benet will be small in relation to the host instruction cache perfor-
mance. Large, generated blocks of code will lead to poor instruction cache
performance on the machine running the simulator.
1
The responsibility for maintaining consistency with the interpretative model
can be split between the interpreter and the code block in several ways. For
instance, accessing memory involves a virtual-to-physical translation on every
access. An ecient simulation of virtual memory will have an optimistic path,
and this would be compiled into the translated block.
3.1 Generated code
Using the terminology from [23] we dene the target instructions handled in
a generated service routine as the code block. The corresponding host code is
called the translated code block. Each translated code block has one or more
entry points and one or more exit points.
The generated code must be suciently general to be used on all future
entries to the code. For instance, it should not depend on target processor or
virtual memory mapping, thus allowing both system-level simulation and multi-
processor targets. Since this turns out to be non-trivial in practice, the extension
to SimICS presented in this thesis does not support multiple processors.
1
Modern RISCs are hard-pressed to deal with the instruction footprints of native target
code; a simplistic approach at code generation will severely worsen the situation.
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3.2 Selectivity
We already argued for why translating everything is not worthwhile. As orig-
inally observed by Knuth [15], programs spend most of their time in small
portions of code. Figure 3.1 serves to reiterate Knuth's observation, showing
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Figure 3.1: Execution skew in SPECint95 (train data set).
the concentration of execution within static code. We see that 10% of the
static instructions make up almost 90% of the dynamic instruction count in the
SPECint95 benchmark suite. Since the code generation itself takes time, it is
faster to just use a low overhead interpreter for code that is not executed very
frequently.
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The translator is also selective in that it does not translate all types of
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instructions. Instruction types handled by the translator include integer ALU,
load/store, and on-page relative branches (i.e. branches where the branch target
is independent to the mapping from virtual to physical addresses). As can
be seen in Figure 3.2 these instruction types tend to dominate the dynamic
instruction count.
Translating the other instruction types does not present any real diculties,
other than that it would accelerate the need for a weighting on the instruction
types such that the translator favors translating instructions that result in tight
host code.
Chapter 4
Implementation
In designing the translator we are faced with several trade-os. The most fun-
damental is between code quality and speed of translation. We must also be
careful not to generate too much code or the host instruction cache performance
will slow down the simulation.
The translator has much in common with binary translators used for emula-
tion, such as the Tie/Vest suite used to run old Vax binaries on modern Alpha
machines [27]. However, the instrumentation adds signicant complexity to the
task:
 Binary translators deal with user-level code in a single address space,
whereas our design has to deal with user and system level code in mul-
tiple virtual and, in the case of simulating distributed memory parallel
machines, multiple physical address spaces.
 Exceptions and interrupts are handled by the underlying operating system
when emulating, but when performing system-level simulation we need to
model supervisor semantics such as trap base registers.
 In order to simulate instruction caches, we have to check if instruction
fetches hit in the cache. Similarly, we have to add instrumentation code
to load and store operations to simulate data caches.
 To obtain accurate proling information, we have to register the outcome
of control transfer instructions, including implicit transfers like interrupts
or exceptions.
 Various asynchronous events can occur at any time, with a preferred gran-
ularity of one instruction.
We make heavy use of the design principle of optimizing the common case,
and leave all dicult or infrequent cases to the fall-back interpreter. Since we
translate larger pieces of code than simple basic blocks, the instrumentation
overhead can be reduced. The various passes of the translator are illustrated in
Figure 4.1 and described in the remainder of this chapter.
The inner loop in Figure 4.2 is used as an example throughout this chapter.
1
1
A brief description of SPARC assembler syntax can be found in Section A.3
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Figure 4.1: Passes of the translator.
4.1 Instruction decoding
When decoding the target instructions, branches are identied and a control ow
graph is constructed. The regions that are to be decoded can be user-controlled
or automatic (see Section 4.2).
Control ow analysis is somewhat more dicult in binary code than in high-
level languages since we need to handle arbitrary register indirect jumps. In
our design, this issue is manageable for two reasons. Firstly, we can always fall
back on our core interpreter. Secondly, the execution proling of SimICS prop-
erly proles arbitrary jumps, allowing us to detect common relations. We can
generate code assuming a certain jump target, and fall back on interpretation
if the actual target does not match.
2
Instructions that are not easily translated into host code are not included in
the translations. Fortunately, the most frequently used instruction types are all
fairly straight forward to translate, as we saw earlier in Figure 3.2.
Currently, the translator leaves several instruction types to the interpreter:
2
We currently do not take advantage of this.
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for (i = 0; i < BIG_NUMBER; i++)
{
if (i == 1)
s++;
else
s += vector[i];
}
t1 T1: cmp %o1, 1
t2 bne,a T2
t3 ld [%o3 + %l1], %o0
ba T3
add %o2, 1, %o2
t4 T2: add %o2, %o0, %o2
t5 T3: inc %o1
t6 cmp %o1, %l2
t7 ble T1
t8 add %o3, 4, %o3
Figure 4.2: Example loop in C and SPARC assembler.
O-page branches. These may transfer control to dierent physical addresses
depending on the virtual to physical memory mapping.
Register indirect branches. Register indirect jumps are most often used in
procedure returns and case statements.
Instructions with complex routines. The most frequent SPARC instruc-
tions in this category are save and restore which are used on procedure
entry and exit in non-leaf routines.
Floating point instructions. We would expect oating point programs to
benet much more from translation than integer programs, due to more
regular control ow, as long as the target and host oating point semantics
are very similar. Accurate target oating point modeling across dierent
types of architectures can be cumbersome (replicating exception seman-
tics, etc.).
Note that none of the above restrictions are fundamental, for reasons of design
complexity they are currently left out.
The edges in the control ow graph are weighted using the proling infor-
mation gathered thus far by SimICS. A translation entry arc is always inserted
pointing to the rst instruction in the code block. We also insert entry arcs to
instructions following memory operations that have a high probability of miss-
ing in the memory access lter provided by SimICS (i.e. instructions with high
cache/TLB miss rate). This enables the simulation to rejoin the translated code
block when the memory operation has been handled by the interpreter. In order
to simplify the graph-based algorithms in the code generator, all code outside
the translation is modeled by a special phantom node.
Output from the decoding pass is a weighted control ow graph where each
node is associated with a basic block in a format that we call Generic RISC In-
termediate Format (GRIF). We currently use some shortcuts in the intermediate
format to take advantage of the fact that our host architecture (SPARC-V8+)
is a superset of our simulated target (SPARC-V8).
In our example from Figure 4.2 the translator realizes that the then part
in the if statement is not very frequently executed, and therefore leaves that
to the interpreter. The resulting weighted control ow graph can be seen in
Figure 4.3.
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inc %o1
ble
bne,a
cmp %o1, 1
cmp %o1, %l2
ld [%o3+%l1],%o0
add %o2, %o0, %o2
add %o3, 4, %o3
Figure 4.3: Example weighted control ow graph. More frequently taken arcs are
thicker.
4.1.1 Branch delay slots
Our target processorSPARCuses delayed branches, a design feature histor-
ically motivated by pipeline design. Today, it remains common for reasons of
backward compatibility.
We do not wish to model delayed branches in our intermediate format GRIF,
so we need to convert the delayed branch constructions into equivalent code
without delayed branches. The delay slot is treated as a basic block. With
non-annulled branches the delay slot is duplicated along both possible paths.
The reason for this is that we sometimes have to leave the translated code
block to handle infrequent cases, such as cache events. If we had not duplicated
the delay slot, we would not know how to setup the program counters for the
interpreter. Annulled branches do not need this duplication since the delay slot
is only executed if the branch is taken.
4.2 Choice of code to translate
It does not matter how good the generated code is if it does not capture a large
part of the simulated systems execution. In the code generation extension to
SimICS we support two dierent ways of translating code.
Runtime code generation. In this mode the translator module interrupts
the simulation on regular intervals in order to nd code pages suitable for
translation. The overhead to support nding frequently executed pages is
small.
Proling run + production run. A proling run is performed rst to gather
more detailed information than what is (easily) available during runtime.
Best results are of course obtained if a perfect prole is used (i.e. the same
input). However, proles from dierent input data sets can predict the
actual prole with satisfactory accuracy [31].
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The main dierence between the modes is that the prole based version
considers all pages where code has been executed, while the runtime version
only considers pages where there have been instruction lter overows. The
overows indicate frequently executed code.
3
Code blocks begin on instructions whose execution frequency is above a user
denable threshold. Instructions are then added to the code block, following
arcs in the corresponding control ow graph as long as their frequency is above
another user denable threshold.
Realizing that the typical usage of SimICS is to perform multiple runs on
the same workload with dierent input or memory hierarchies, we let the user
save the translations to disc in order to speed up later runs.
4.3 Event handling
When performing instruction set simulation, the program sometimes has to be
stopped in order to handle asynchronous events such as timer interrupts or user
time breakpoints.
Unix
Scheduler
Check for
signals
∆ =50000 ∆ =1000000 Switch 
CPU
rEVENT
Figure 4.4: SimICS event queue. The number of instructions before the next event
is mapped to the host register rEVENT for greater eciency.
As Figure 4.4 shows, the events are held in a single event queue, with the time
before the rst event being kept in a register. The method SimICS currently
uses to check for events is by decrementing the counter after each simulated
instruction and calling the appropriate event handling routine in the case that
the counter becomes zero, indicating an event before the next instruction.
Since we can detect when new events are added to the event queue, the
frequency of event checks can be reduced. However, reducing the frequency of
event checks may cause the translated code block to exit when more instructions
could have been executed. Using the assumption that events are infrequent, we
ignore that possibility and concentrate on the issue of minimizing the number
of event checks.
Using the execution prole gathered before translating, the event checks can
be placed where they have minimal runtime impact.
Our algorithm consists of a prioritized depth rst search through the weighted
control ow graph. Every instruction is associated with a height, which is the
number of instructions that we know to be safe to execute without any events
occurring. Notice that in the interpreter this height is always 1 since every
service routine checks for events before it dispatches the next instruction. The
algorithm makes sure that each instruction has a unique positive height. Con-
sequently, the translated code block maintains the event handling semantics of
the interpreter.
The algorithm places event checks on the arcs in the graph to bridge the
gaps in height. The event checks may be negative to correct the event counter
when a path shorter that the most probable path is followed through the control
ow graph.
3
Details regarding the instruction lter mechanism may be found in [21].
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event-algorithm (G)
1 foreach node in G.nodes
2 node.color := white
3 foreach arc in G.arcs
4 arc.event-check := 0
5 G.phantom.color := black
6 G.phantom.rst-height := 0 Height of rst instruction in block
7 calculate-event-checks (G.phantom)
8 move-to-block (G)
calculate-event-checks (node)
1 if (node.color <> black)
2 node.color := grey
3 foreach arc in descending node.out-arcs
4 push arc Push onto global stack
5 next-node := arc.to
6 case next-node.color in
7 black:
8 propagate-back ()
9 grey:
10 propagate-cycle (next-node)
11 propagate-back ()
12 white:
13 calculate-event-checks (next-node)
14 pop
propagate-back ()
1 arc := pop
2 case arc.from.color in
3 black:
Oset is the location of the arc relative to the top of the basic block
4 arc.event-check := arc.to.rst-height - arc.from.rst-height - arc.oset
5 grey:
Length is the number of instructions in the block
6 arc.from.rst-height := arc.to.rst-height + arc.from.length
7 arc.from.color := black
8 propagate-back ()
propagate-cycle (node)
1 back-edge := pop
2 arc := back-edge
3 acc := 0
4 while arc.from <> node
5 arc.event-check := 0
6 acc := acc + arc.oset
7 arc.from.event-entry := acc
8 arc.from.color := black
9 arc := pop
10 back-edge.event-check := acc
move-to-block (G)
1 foreach node in G
2 if node <> G.phantom
3 node.event-check := node.in-arcs.get-highest ().event-check
4 foreach n in node.in-arcs
5 n.event-check -= node.event-check
Figure 4.5: Event check algorithm.
Notice that the algorithm in Figure 4.5 basically consist of a depth rst
search with some additional processing to propagate weight back through the
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cmp %o1, 1
bne,a
add %o3, 4, %o3
add %o2,%o0,%o2
inc %o1
cmp %o1, %l2
ble
ld [%o3+%l1],%o0
Start state.
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cmp %o1, 1
bne,a
ld [%o3+%l1],%o0
add %o3, 4, %o3
add %o2,%o0,%o2
inc %o1
cmp %o1, %l2
ble
All nodes colored black.
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cmp %o1, 1
bne,a
ld [%o3+%l1],%o0
add %o3, 4, %o3
add %o2,%o0,%o2
inc %o1
cmp %o1, %l2
ble
Grey cycle detected.
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8cmp %o1, 1
bne,a
ld [%o3+%l1],%o0
add %o3, 4, %o3
add %o2,%o0,%o2
inc %o1
cmp %o1, %l2
ble
Algorithm nished.
Figure 4.6: Event check algorithm example. The instruction heights are shown to
the left of each instruction.
search paths. We see that calculate_event_check is called only once for each
node in the graph, since it is only called on nodes that have not been colored.
The loop in calculate_event_check is run jnode:out arcsj times. The running
time of the loop is therefore O(jG:arcsj) exclusive the calls to the propagate
procedures. We note that the propagate procedures traverse each edge at most
once and pass each node at most once. move_to_block is clearly linear and
consequently we get the total running time of the algorithm as O(jG:nodesj +
jG:arcsj).
The algorithm is illustrated in Figure 4.6. For those nodes that have two
outgoing arcs, the most probable is marked with a lled arrowhead. At the
starting state (top left) all nodes are marked as white, except the special phan-
tom node which is marked as black indicating that it has been processed. From
this starting state the algorithm searches the graph, marking touched nodes
grey, until it reaches either a grey or black node. In this example, we reach a
grey node when traversing the backedge (top right). Since reaching a grey node
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indicates that we have traversed a highly probable path in the graph, we dene
the height of the instructions in the cycle as their position relative the end of
the path. Nodes for which the instructions have dened heights are marked
as black. If we would have reached a black node, we dene the heights as the
position relative the end of the path plus the height of the rst instruction in
the reached black node. Each traversed arc is annotated with an event check
value to bridge the gap in height between the source and the target.
The bottom-left gure illustrates the algorithms state when all nodes have
been colored black. The algorithm then tries to reduce the number of event
checks by moving them inside the nodes. That is accomplished by reducing
the event check value of each incoming arc by the value of the most probable
incoming arc, and placing the most probable arc's event check inside the node
(bottom right).
In the example, this reduces the problem to a single event check for all
eight instructions at the beginning of each iteration, with compensation on any
alternate entry or exit point.
4.4 Proling code placement
SimICS gathers extensive proling information. Information is gathered to en-
able calculation of all edges in the resulting control ow graph. The obvious way
to support proling in generated code is to increment counters at each branch
instruction, but we can do much better than that.
The cost of inserting a counter on an arc is dened as the weight on the
counted arc. We would like to insert counters on arcs such that the weights on
all arcs can be calculated and such that the sum of the costs on the counted
arcs is minimal.
Ball and Larus [2] describe an algorithm that have that property. The al-
gorithm consists of two steps. First choose a subset of arcs in the graph, such
that they form a forest (i.e. no cycles are permitted). Then insert counters on
the arcs that are not part of the forest.
Now observe that since the arcs we choose not to count form a forest, they
can be calculated from the leaves and up using Kirchho's law of ow (i.e.
incoming ow equals outgoing ow).
In order to minimize the cost, the forest is chosen as the maximum spanning
tree in the graph. The proof of optimality is non trivial [16]. Applied to our
working example, the algorithm results in only one arc being counted in the
loop (see Figure 4.7).
4.5 Register allocation
Redundant loads and stores from the simulated register le can be avoided in
translated code. Even if host and target have an equal number of registers, reg-
ister allocation is needed since the instrumentation code needs registers. Also,
some registers are reserved for the interface with SimICS.
Existing register allocators perform register allocation by graph coloring.
Nodes in the graph represent a virtual register, and arcs are inserted between
nodes that cannot be allocated to the same physical register. The algorithms
then spill virtual registers until the graph is colorable in no more colors than
there exists allocatable physical registers.
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add %o2, %o0, %o2
inc %o1
ble
bne,a
cmp %o1, 1
cmp %o1, %l2
add %o3, 4, %o3
c[1]
c[1]+c[5]-c[4]
c[1]
c[5]
c[4]
c[6]
c[2]
c[3]
ld [%o3+%l1],%o0
c[1]+c[5]+c[6]-c[4]
c[2]+c[3]+c[5]+c[6]-c[4]
Figure 4.7: Proling code placement algorithm. For the arcs in the maximum
spanning tree (thick arcs) their corresponding expressions using the counted arcs
are shown. The exit arc from the rst instruction is followed if the event check in
that block fails.
The graph coloring register allocators are all iterative and depend on ad-
vanced data ow analysis. Their iterative nature make them fairly expensive
for a runtime code generator.
The translated code dispatches instructions to the interpreter whenever
something unusual happens. On these exits, the complete state of the pro-
cessor, including all registers and the condition codes, have to be restored to
the format used by SimICS. This eectively makes all registers live at all times.
Since we want to limit the code expansion introduced by the translation pro-
cess, we use a single exit block for most exits, making it impossible to map more
than one target register to each host register. Consequently, the translator uses
a simple usage count register allocator. The usage counts are calculated using
the proling information gathered before translating.
Currently, the SimICS core combined with the programming model on our
host leaves us 21 integer registers available for local use (see Table 4.1).
4.6 Graph linearization
The simplest method for ordering generated blocks would be to keep them in
the same order as in the target code. However, we insert additional basic blocks
and we have also access to proling information that may result in a better or-
dering. Since fall-through execution is faster than branching, we want the most
frequently taken arcs between basic blocks to be translated into fall-through on
the target machine.
We use a prioritized depth rst search through the control ow graph to
order the basic blocks. Branches are inserted where fall-through execution is
not possible. Note that the inserted branches do not necessarily match the
branches in the target code. Some branches may have been inverted to reorder
basic blocks, and unconditional branches are simply removed.
For those arcs that have been marked for event checks, the appropriate event
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%g0 Mapped to %g0
%g1 Reserved by SimICS (rMEMORY_TAB, pointer to memory lter)
%g2 Used as temporary (rNEXT, pointer to next service routine)
%g3 Used as temporary (rOP, arguments to next service routine)
%g4 Used as temporary (rIP, pointer to current intermediate instruction)
%g5 Used as temporary (rNIP, pointer to next intermediate instruction)
%g6 Reserved by SimICS (rEVENT, event counter)
%g7 Reserved by SimICS (rREGS, pointer to simulated register le)
%o0 rPTR, Pointer to translation data structure
%o1 Available
%o2 Available
%o3 Available
%o4 Available
%o5 Available
%o6 Reserved by ABI
%o7 Reserved by SimICS
%l0 Available
%l1 Available
%l2 Available
%l3 Available
%l4 Available
%l5 Reserved by SimICS (rCODE, intermediate code page pointer)
%l6 Reserved by SimICS (rCMP_VALUE_A)
%l7 Reserved by SimICS (rCMP_VALUE_B)
%i0 Used as temporary
%i1 Available
%i2 Available
%i3 Available
%i4 Available
%i5 Available
%i6 Reserved by SimICS (frame pointer)
%i7 Reserved by SimICS (return address)
%ccr Mapped to %ccr
%y Mapped to %y
Table 4.1: Register allocation on the SPARC. Some of the registers reserved by
SimICS are not used in their reserved meaning in the translation code blocks (%o7,
%l5, %i6, and %i7). Those registers are made available to the register allocator by
saving them in the prologues and restoring them in the epilogues.
checking code is inserted. Arcs to and from the phantom node (entry and exit
points) force prologue and epilogue blocks to be inserted.
4.6.1 Translation prologue
When the interpreter transfers control to a translated code block it sets up
a dedicated register to point to the translation data structure, and branches
to a translation prologue. The function of the prologue is to make sure that
the assumptions made at translation time hold and that it is safe to continue
execution into the translated code block. Specically the prologue checks that
all the cache lines used by the code block are present permitted to execute
according to the instruction cache module, if any. It also checks that the code
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block does not start in a branch delay slot.
Before falling through into the translated code block, the prologue also loads
registers from the simulated register le, and proling counters from the trans-
lation data structure.
4.6.2 Translation epilogue
When leaving the translated code block we must make sure that the processor
state that has been cached in host registers are written back to the simulated
register le. Since the interpreter core handles the condition codes register in a
special way, we have to perform a table lookup in order to translate the condition
codes register into a pair of values that generate the condition codes if given
as arguments to a compare instruction. The condition codes that cannot be
translated in this way force a mode switch in the interpreter.
When the state has been written back, the epilogue transfers control to the
next instruction using the same mechanism that normal service routines use,
fetching pointers to the intermediary code from the translation data structure.
4.7 Instrumentation code
The instrumentation code deals with cache modeling, execution proling (see
section 4.4), and asynchronous event handling (see section 4.3). The common
cases are handled inline, while the more uncommon cases such as cache misses
are dispatched to the interpreter.
4.7.1 Instruction cache modeling
SimICS supports user-written modules to simulate the instruction cache behav-
ior. To improve performance, the simulator core contains an implicit lter that
the module must explicitly override to receive more than one instance of an
access to a particular instruction line, which are groups of 8 instructions. The
simulator core keeps count of hits, it is up to the user module to do something
of interest upon misses.
When we have decided on what code to translate we also know which in-
struction cache lines that are involved. Each cache line correspond to one or
more instruction lines (see section 2.3). One method to check for I-cache hits in
the translated code would be to insert checks on every possible instruction line
change in the code. However, we choose a dierent method where the runtime
overhead is very small in the common case of I-cache hits.
To maintain SimICS's modeling of instruction caches, we associate each
translated code block with a resource counter. This counter should be inter-
preted as the number of instruction lines to be inserted in the lter (described in
section 2.3) before the translation is safe to execute. The counter is decremented
when a line in the code block is added to the lter. Similarly, the counter is
incremented when a line is deleted from the lter. The check for I-cache hits
is then reduced to a single check if the resource counter is equal to zero in the
prologues.
When the I-cache miss rate is high this method leads to poor performance
since not very many translations execute any simulated instructions at all. In
those cases the simulation will benet from smaller translations, or no transla-
tions at all if the miss rate is very high. When the miss rate is high the execution
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time is dominated by the miss handling anyway so the performance penalty is
minor.
4.7.2 Data cache modeling
Again, SimICS supports user-written modules to simulate the data cache be-
havior, also with a lter of 32-byte granularity to improve performance.
Data accesses are not as easy to optimize as instruction fetches. The reason
is that accesses by a single static instruction may go to dierent memory lo-
cations. Our implementation performs memory lter lookups on every load or
store instruction. The lter lookup includes counting so that the user can get
accurate information on the number of accesses to dierent addresses. If the
eective address misses in the memory lter, we dispatch the instruction to the
interpreter.
The lter lookup is, as we described earlier, fairly short, but it is highly data
dependent which leads to poor performance on superscalar processors. Not sur-
prisingly, the lter lookup makes a large impact on the simulators' performance.
A small x in the lookup code that reduced its critical path by two cycles led
to reductions in running time of up to 8 percent on the SPECint95 benchmark
suite.
We could improve performance for some applications if, as Talisman 2 does [5],
we check if the previous access was to the same memory block. However, whereas
Talisman 2 inlines memory address translation on a granularity of page (today
several kilobytes), we translate at a granularity of 32 bytes, making this tech-
nique less attractive.
4.8 Code generation
Following the graph linearization phase the translator optionally performs fur-
ther optimizations on the code, trading speed of translation versus speed in the
generated code.
Code scheduling will perhaps be of less importance in next generation pro-
cessors with advanced dynamic scheduling. However, the trends in processor
design may turn again, making static scheduling necessary to obtain reasonable
performance. Intel's recently announced IA-64 will require static scheduling at
least in early implementations.
Using proling information available from SimICS, advanced scheduling tech-
niques such as trace scheduling [14] can be used. Since the translation will be
done at runtime and advanced scheduling algorithms are time-consuming, it
may not be worth the eort. We have yet to evaluate this trade-o properly.
The translator uses list scheduling which is a local scheduling method that
is fast and generates reasonably good code. Our implementation is a variation
of the algorithm in [14].
Finally the code is written to memory. The generated code is position in-
dependent making it easy to save code to disk for later use with the same
workload.
4.9 Example translation
We will now present the generated code for the example presented earlier in this
chapter. The example shows how instrumentation code is inlined in the trans-
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lations. During runtime the translator detects that the inner loop is frequently
executed and produces the following code:
Entry
1
add rIP, 8, rA
clr rB No I-cache model
sub rNIP, rA, rA
or rA, rB, rA
brz,pt rA, L
3
Assert not in delay slot and I-cache valid
mov rOP, rPTR
ldd [rPTR + 24] -> (rNEXT,rOP) Load old intermediate code
jmp [rNEXT] Dispatch to interpreter
nop
L
3
sethi %hi(OPS), rC
cmp rCMP_VALUE_A, rCMP_VALUE_B Generate condition codes
sethi %hi(MASK), rMASK Load MASK used in memory operations
or rMASK, %lo(MASK), rMASK
ld [rC + 80], rD Load OPS
add rEVENT, rD, rD Save start event
st rD, [rC + %lo(OPS)]
ld [rPTR + 50], rC1 Load counter
1
ld [rPTR + 44], rC4 Load counter
4
ld [rREGS + 32], %o0 Load %o0
ld [rREGS + 36], %o1 Load %o1
ld [rREGS + 40], %o2 Load %o2
ld [rREGS + 44], %o3 Load %o3
ld [rREGS + 68], %l1 Load %l1
ld [rREGS + 72], %l2 Load %l2
L
1
sub rEVENT, 8, rEVENT Event check
brlez,pn rEVENT, Exit
3
Exit if illegal
nop
cmp %o1, 1 t1
mov 1, rCMP_VALUE_B t1, Save value for condition code generation
be Exit
2
t2, Exit if mispredicted
mov %o1, rCMP_VALUE_A t1, Save value for condition code generation
add %o3, %l1, g2 t3, Calculate eective address
srl g2, 2, i0 t3, Shift for bit-eld extraction
srl g2, 0, g2 t3, Clear upper 32 bits
and i0, rMASK, i0 t3, Mask
ldd [rMEMORY_TAB + i0] -> (g4,g5) t3, D-STC lookup
add g4, 8, g4 t3, Increase access count
xor g2, g4, g3 t3
and g3, -4093, g3 t3, Alignment/overow check
brnz,a,pn g3, Exit
4
t3, Exit on D-STC miss
mov 96, g2 t3, Identify exit for the common exit block
st %g4, [%g1 + %i0] t3, Write back access counter
ld [g2 + g5], %o0 t3, Perform load from simulated memory
L
2
add %o1, 1, %o1 t5
mov %l2, rCMP_VALUE_B t6
mov %o1, rCMP_VALUE_A t6
cmp %o1, %l2 t6
bg Exit
1
t7, Exit if mispredicted
add %o2, %o0, %o2 t4
add %o3, 4, %o3 t8
ba L
1
Loop
add rC1, 1, rC1 counter
1
++
Exit
1
mov 120, g2 Load index to translation data structure
Exit
4
ld [rPTR + g2], g4 Load event corrector
add rEVENT, g4, rEVENT Correct rEVENT
add g2, 4, g5
ld [rPTR + g5], g4 Load counter
add g4, 1, g4 counter++
st g4, [rPTR + %g5] Writeback counter
add g2, 8, g4
ldd [rPTR + g4] -> (rIP,rNIP) Load pointers intermediate code
ldd [rIP] -> (rNEXT,rOP) Load intermediate code
L
6
st rC1, [rPTR + 40] Store counter
1
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st rC4, [rPTR + 44] Store counter
4
st %o0, [rREGS + 32] Store %o0
st %o1, [rREGS + 36] Store %o1
st %o2, [rREGS + 40] Store %o2
sethi %hi(OPS), o1
st %o3, [rREGS + 44] Store %o3
ld [o1 + %lo(OPS)], o2
sub o2, rEVENT, o2
jmp [rNEXT] Dispatch to interpreter
st o2, [o1 + %lo(OPS)] Update OPS
Exit
2
ba Exit
4
mov 72, g2 Load index to translation data structure
Entry
2
add rIP, 8, o1
mov rOP, rPTR
clr o2 No I-cache model
subcc rEVENT, 5, o3 Event check
sub rNIP, o1, o1
or o1, o2, o1
ble,a L
4
mov 1, o1 Set if rEVENT is too small
L
4
brz,pt o1, L
5
Branch over exit block if entry is ok
nop
ldd [rPTR + 32] -> (rNEXT,rOP) Load old intermediate code
jmp [rNEXT] Dispatch to interpreter
nop
L
5
sethi %hi(OPS), o1
cmp rCMP_VALUE_A, rCMP_VALUE_B Generate condition codes
sethi %hi(MASK), rMASK Load MASK used in memory operations
or rMASK, %lo(MASK), rMASK
ld [o1 + %lo(OPS)], o2 Load OPS
add rEVENT, o2, o2 Save start event
mov o3, rEVENT
st o2, [o1 + %lo(OPS)]
ld [rREGS + 32], %o0 Load %o0
ld [rREGS + 36], %o1 Load %o1
ld [rREGS + 40], %o2 Load %o2
ld [rREGS + 44], %o3 Load %o3
ld [rREGS + 68], %l1 Load %l1
ld [rREGS + 72], %l2 Load %l2
ld [rPTR + 44], rC4 Load counter
4
add rC4, 1, rC4 Increase counter
4
ba L
2
Enter main loop
ld [rPTR + 40], rC1 Load counter
1
Exit
3
ld rPTR, 148, g4 Load counter
3
add g4, 1, g4
st g4, [rPTR + 148] Store counter
3
++
ldd [rPTR + 152] -> (rIP,rNIP) Load pointers to intermediate code
ldd [rPTR + 24] -> (rNEXT,rOP) Load intermediate code
ba L
6
add rEVENT, 8, rEVENT Correct rEVENT
The counters are numbered as in Figure 4.7. The tX to the right of some
instructions point out their corresponding target instruction from Figure 4.2.
The registers have been given symbolic names for clarity. Some of the symbolic
names represent registers used to interface with SimICS (see Table 4.1). Reg-
isters of type rA, rB etc are scratch registers, while simulated target registers
have been given their target names for clarity.
The memory access instruction in t3 is obviously the most complex target
instruction in the example, spanning 12 host instructions. First the eective
address of the load is calculated, followed by a lookup into a table indexed by
rMEMORY_TAB. A hit in this table conrms that the access was permitted, as
we discussed in section 2.3 and 4.7.2. The details of this lookup function may
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be found in [22].
The rCMP_VALUE_A and rCMP_VALUE_B registers model the condition code
ags of the target. The translator is currently rather conservative in keeping
them updated.
4.9.1 Code quality
Notice that the actual inner loop is rather tight. Since the translated block is
only exited on asynchronous events, on memory lter misses, and when the code
block is exited this is were the execution spends the bulk of its time. In the inner
loop the code expansion is only slightly above 3-to-1 in the example, despite full
instrumentation, compared to over 14-to-1 for the earlier interpreter for the
same inner loop (115 instructions in 87 cycles compared with 28 instructions
and 17 cycles). Notably, we also avoid the absolute jumps ending each service
routine that frequently causes stall cycles due to misprediction.
The top of each loop checks whether all eight target instructions can be
executed without any events occurring. Observe that the target branch t2 is in-
verted to enable fall-through on our host, leading to better performance. Note
how host instructions are partly interspersed across corresponding target in-
structions boundariesagain for better performance. The translator keeps track
of semantics.
Exit
4
is shared to limit code expansion. Whether or not exit blocks should
be shared is one of many options available to the user to tune the translator.
4.10 Testing methodology
The most time consuming parts of the thesis work has been testing and debug-
ging. The bugs that occur when generating code in runtime share one common
characteristic, they are dicult to track down due to lack of good tools.
An extensive test suite for SPARC-V8 previously developed at SICS [26] was
used to test that the generated code had correct single instruction semantics
according to the target architecture.
Most bugs were not associated with single instruction correctness, but oc-
curred when testing the code generator with the SPECint95 benchmarks. We
have also tested the code generator in system mode, running the boot phase of
Solaris 2.6.
A number of dierent options were added to the code generator, enabling it
to generate code in special debug versions. The debug options include:
 Disabling instruction scheduling, making disassembly more readable, and
allowing us to catch bugs in the scheduler.
 Logging of entries and exits from translated code blocks.
 Generation of instrumentation code around all generated store instruc-
tions, catching stores that write to memory locations were translated code
blocks should not write.
Using a script that tests the interpreter with code generation against our
original interpreter, the exact cycle when the executions dier can be found.
The bug is most often located in the last executed translated code block, which
can easily be found using the log of entries and exits.
Chapter 5
Evaluation
In this chapter we evaluate the current status of the translator from two per-
spectives: performance improvement of instrumented SPECint95 programs, and
translation overhead.
5.1 Performance for SPECint95
The SPEC benchmark suite consists of a collection of CPU-intensive programs.
Although the suite is continuously being criticized (in particular by those with
poor ratings on the benchmarks), its metricsSPECint95 and SPECfp95
remain the most often used metrics for workstation performance comparisons.
We only use the integer programs for our evaluation.
For the measurements in Table 5.2, we used the train data sets provided by
SPEC.
1
The low level of instrumentation gathers complete arc proling infor-
mation, models a large TLB, and counts accesses to memory with a 32-byte
granularity. In addition, the high instrumentation level models a 16 kB 4-way
set associative data cache.
2
The small cache causes memory operations to miss
in the simulator's memory lter, reducing the eectiveness of the translations.
The instrumentation overhead in handling the small cache is similar regardless
of code generation, leading to worse relative performance when such a high level
of instrumentation is required.
The eects from using dierent options in the code generator are non trivial
to analyze. However, the heuristic used in the runtime version prove inferior to
the prole based version in covering large parts of the simulated instructions on
all benchmarks.
The translator was initially designed and tuned using ijpeg. We feel that the
results on the ijpeg benchmark are therefore somewhat more representative, in
terms of interpreter overhead, for the level of performance that can be obtained
using dynamic code generation. We expect that further tuning of the simulator
will result in signicantly better performance across the benchmarks.
1
We omit perl from these measurements as it involves running the program three times in
a row; when emulating Unix, SimICS doesn't cache simulated disk blocks but reloads the text
segment somewhere else for each exec(), making it an anomalous choice for benchmarking.
2
Instruction cache can also be modeled but the workloads are so small that miss rates are
all less than one eighth of one percent, and thus not signicant.
33
34 Chapter 5. Evaluation
Native Low instrumentation level High instrumentation level
Workload t (s) t (s) Perf t (s) Perf
132.ijpeg 8:51 214:9 25:2 259:2 30:4
099.go 2:68 117:0 43:7 114:2 42:6
124.m88ksim 0:68 19:7 29:2 24:5 36:3
126.gcc 7:95 292:2 36:7 393:0 49:4
129.compress 0:22 6:6 30:1 13:0 59:6
130.li 1:15 35:6 31:0 59:0 51:3
147.vortex 13:09 542:0 41:4 698:3 53:3
Table 5.1: SPECint95 performance on original simulator. Perf is the slowdown
versus native execution.
Prole based code generation
Low instrumentation level High instrumentation level
Workload t (s) Perf Cov Code t (s) Perf Cov Code
132.ijpeg 91:0 10:7 91:8% 167 kB 126:3 14:8 91:8% 170 kB
099.go 96:9 36:2 65:7% 132 kB 98:8 36:9 65:7% 132 kB
124.m88ksim 14:5 21:5 65:2% 12 kB 19:2 28:5 65:2% 12 kB
126.gcc 240:6 30:2 75:2% 932 kB 334:3 42:0 75:3% 1037 kB
129.compress 4:5 20:8 85:2% 15 kB 11:1 50:8 83:5% 16 kB
130.li 25:7 22:3 78:3% 34 kB 50:3 43:8 77:5% 38 kB
147.vortex 435:2 33:2 84:6% 427 kB 633:7 48:4 84:6% 436 kB
Runtime code generation
Low instrumentation level High instrumentation level
Workload t (s) Perf Cov Code t (s) Perf Cov Code
132.ijpeg 102:2 12:0 85:6% 188 kB 141:6 16:6 84:4% 253 kB
099.go 113:9 42:5 40:8% 402 kB 108:7 40:6 46:3% 507 kB
124.m88ksim 17:2 25:5 56:3% 57 kB 23:9 35:4 56:0% 56 kB
126.gcc 298:1 37:5 49:5% 2710 kB 384:6 48:4 50:3% 3027 kB
129.compress 5:2 23:9 73:1% 10 kB 12:6 58:0 73:2% 13 kB
130.li 28:3 24:6 72:1% 66 kB 53:2 46:2 69:5% 72 kB
147.vortex 502:3 38:4 69:4% 989 kB 694:7 53:1 70:7% 968 kB
Table 5.2: SPECint95 performance with code generation. Time was measured with
the on-chip performance counters, using the median of three runs on a Sun Ultra
Enterprise. Cov is the fraction of the simulated instructions that were simulated in
translated code blocks. Code is the size of all the generated translated code blocks.
5.2 Cache behavior
One of the assumptions that we had when designing the translator was that
the code expansion would have to be kept low or else would the instruction
cache misses dominate the execution. On the runs in Table 5.2 we used the
performance counters on the UltraSPARC to gure out were the cycles were
going.
As we see in Figure 5.1 the cycles lost waiting for instruction fetches or on
memory accesses are dominated by the latter. Also note that the cycles stalled
on mispredictions (that causes the pipeline to be ushed) are reduced signi-
cantly with generated code. The mispredictions are to a large extent caused by
the register indirect jumps ending each service routine. The instruction cache
behavior does get worse when more code is generated, but not as fast as we had
expected.
The threaded code model with intermediate code places much pressure on
the data cache. Since the data cache miss rates are much higher than the
instruction cache miss rates on the simulated programs, removing the threaded
code model (i.e. translating everything and using chaining) could lead to a more
balanced pressure on the caches (higher instruction cache miss rate and lower
data cache miss rate). However, on workloads with signicant instruction cache
miss rate when ran native (i.e. the workloads that the interpreter was designed
to analyze), such an approach would probably run into trouble.
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Figure 5.1: Cache behavior. The bars on each benchmarks representfrom left to
rightour original interpreter, the prole based version, and the runtime version.
5.3 Self-hosted study
To obtain a detailed view of where the simulator spends its time, we used
SimICS (recursively) to analyze the benchmarks running on top of SimICS with
and without the code generation extension. The instructions executed by the
simulated SimICS was divided into the following categories;
Service routines perform the actual simulation of target instructions. It is
this category that is attacked by code generation.
Instrumentation overhead. Represent the handling of memory lter misses.
These occur not only on cache misses but also when the 10-bit counters
in the lter tables overow.
Threading overhead. The simulator is optimized for the common cases. The
threading overhead is mainly caused by the special service routines re-
sponsible for transferring control across simulated pages.
Translation overhead. The cost of the runtime compilation and the cost of
nding code suitable for translation. Note that for the proling based
version the compilation cost is not included since it is part of the proling
run.
Dynamic code. Runtime generated code and code written by the dynamic
linker.
Figure 5.2 show that on the benchmark for which the translator has been
tuned, the instructions spent in service routines is reduced dramatically. The
generated code reduces this to such a degree that the dierent overheads in the
simulation are exposed as performance prohibitors. Work is currently underway
to reduce these overheads.
3
3
For example, the large other overhead of go is due to two common TLB entries hap-
pening to collide in a hash table with a linear search fallback, which is being replaced with a
tree.
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Figure 5.2: Using SimICS to analyze the behavior of SimICS. The rst bar on each
benchmark represents our original interpreter, the second represents the interpreter
with prole based code generation, and the third represent the interpreter with
runtime code generation.
If we take gures 3.2 and 3.1 into account, we would expect the reduction
of time spent in service routines to be reduced more than we currently achieve,
again leaving ample room for future improvement.
The number of instructions is signicantly reduced on all benchmarks, but
on one benchmark (gcc with low instrumentation) the runtime code generating
version is actually slower that the original interpreter. We suspect that this
may be caused by the rather large translator interfering with the interpreter in
the caches, leading to a larger actual performance penalty than what could be
assumed from Figure 5.2.
Chapter 6
Related work
Mixing interpretation with code generation, and translating between binary
formats, are both common techniques. Code translation is most commonly used
in prolers, emulators, debuggers and, of course, for instrumentation purposes.
The translation can be done dynamically (at runtime) or statically.
6.1 Dynamic translation
Talisman [4] and SimICS are both based on g88 and use threaded code to
simulate the target instructions. Talisman can also be used to collect complete
traces of programs. With threaded code, one instruction at a time is interpreted.
The large overhead involved with saving and restoring the processors' state
(such as registers) between every instruction limit the eciency of threaded
code interpreters. Talisman and SimICS have similar slowdowns.
Simulators that dynamically translate pieces of code to native code include
Shade [7], Embra [34], and MINT [30]. The design of Embra was inspired
by Shade and they are therefore similar. Their unit of translation is a single
basic block. Basic blocks are translated when they are needed and then stored
in a translation cache for reuse. A technique similar to threaded code, called
chaining, is used to link together translated blocks. By translating blocks of
code and keeping intermediate values in host registers, much overhead from the
threaded code approach can be avoided. However, the code expansion may lead
to poor instruction cache utilization on the host.
Embra is part of SimOS [25] which consists of simulators with dierent
levels of detail. SimOS is able to run a commercial operating system (IRIX),
although modied to support pseudo-devices that replace some complex target
devices. Embra supports system level simulation and multiple target (and host)
processors. The slowdown for Embra with instrumentation comparable with our
high instrumentation level from Chapter 5 is 57 and 97 for two benchmarks [34].
1
Shade reports excellent performance, slowdowns of 8.8 and 14.3 for two
benchmarks, but this takes into account only the generation of an address trace,
not the time taken to consume it for a cache simulator. Also, their implemen-
tation is restricted to single-CPU, single-process, and user-level.
1
The slowdowns for Embra were measured with a commercial OS running on top of the
simulator. All our measurements were done using SimICS's Unix emulation layer. Recent
work indicates that SimICS's performance in system mode (i.e. when running a real operating
system) is similar to the performance in Unix emulation mode.
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MINT is somewhat more conservative than Shade and Embra. It ends its
translations on all instructions that may cause simulation events to occur. Since
that includes load/store operations, MINT's blocks are typically rather small.
As with Shade, MINT simulates only at the user level.
Runtime translation can also be used for emulation. Emulation in this con-
text means running a program with no other purpose than correct execution.
MIMIC [23] is an emulator for the S/370 that uses runtime translation of
blocks much larger than basic blocks. Since MIMIC has no fall-back interpreter
everything is translated at least once. Typical programs
2
do most of their
computations in a few frequently executed routines. Consequently, MIMIC
wastes time translating code that will only run infrequently. The method that
MIMIC uses for storing translations cannot handle self-modifying code.
To reduce the translation overhead, emulators may use an interpreter for
infrequently run code and translate code that is executed frequently. Execu-
tor [13] and FX!32 [8] are both emulators that use variations of this hybrid
approach.
Executor is a portable emulator for Mac 680x0 programs. However, the
translator that makes it run at acceptable speed is only maintained on a few
platforms, including IA-32. Executor translates whenever it can. Code that
cannot be translated is handled by an interpreter.
Digital's FX!32 executes IA-32 windows programs on Windows NT for Al-
pha. FX!32 uses proling information collected during interpretation of a pro-
gram to assist code generation. When a program has been run a few times,
all frequently executed procedures have been translated to native code. FX!32
uses sophisticated optimization techniques to fully utilize the capabilities of
the Alpha architecture resulting in IA-32 Windows programs running faster on
high-end Alphas then on the fastest IA-32 PCs available.
Runtime code generation can also be used for high level languages. Informa-
tion not known at compile time may be used to actually generate better code
than what would be possible statically. For example, runtime constants that
are variables at compile time may be folded. Runtime code generation for high
level languages can be made (almost) automatically [18] or the programmer may
state explicitly (in some machine independent language) what code to generate.
Examples of the latter include dcg [11], which was superseded by vcode [9].
Vcode was used to implement the compiler for the `C language [10, 24], which
is a C dialect with dynamic code generation extensions.
Mixing runtime generated code with interpretation has also been used in the
partial translation [20] prototype for SimICS. It used proling information to
decide what code to translate.
6.2 Static translation
The obvious alternative to interpretation is to translate all code before execu-
tion. For this approach to be applicable, all code must be available statically.
Since this is not always the case (consider dynamic linking and runtime gener-
ated code), some fall-back interpreter is necessary.
Static binary translation with fall-back interpretation has been used by Digi-
tal to support backwards compatibility from Alpha to Vax (Tie/Vest) and MIPS
(mx/mxr) [27]. These techniques are not generally practical for operating sys-
tem workloads, nor for ne-grained modeling of multiprocessor targets.
2
We mean, of course, the most typical of all programs, SPEC benchmarks.
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The approach presented in this thesis is to address what we view as the most
signicant performance bottleneck, namely that of detailed instrumentation of
large workloads. Earlier work in generating run-time code in simulators indeed
yielded performance improvements, but only for low levels of instrumentation.
Detailed instrumentation can in some cases be obtained without using any
type of translation scheme. The DCPI [1] (Digital Continuous Proling Infras-
tructure) is a package that gathers accurate information regarding an execution
while running the program unmodied on real hardware. The execution is sam-
pled using the hardware counters present on the Alpha processor. In those cases
where the exibility oered by simulators is not needed, these techniques are
preferable since they enable the programs to run with an overhead of only a few
percent.
Chapter 7
Conclusion
We have presented an extension to a threaded code interpreter that signicantly
speeds up a large part of the simulation. We choose to translate the most fre-
quently executed parts of the target code, leaving infrequently executed parts
to a fast interpreter. The code generation takes into account common instru-
mentation types, inlining the optimistic path, and using data-ow analysis to
reduce the amount of instrumentation needed. Slowdown has improved by up to
a factor of two, and improvements remain noticeable even with relatively heavy
instrumentation. Remember that these improvements are relative to an already
very fast threaded code interpreter.
It is our belief that mixing interpretation and domain specic native code
generationas demonstrated in this thesiswill become commonplace in the fu-
ture. This applies not only to binary to binary translation but also to source to
binary and intermediate to binary translation.
7.1 Critique
The approach presented in this thesis is not ideal. Although the interpreter
was designed with block translation in mind, the focus has since shifted leaving
an environment less perfect for plug-in translation. For instance, intermediate
code is easy to share between processors on a multiprocessor, but translated
blocks are not, due to separate simulated caches. Also, the complete state has
to be restored when exiting a translated code block. If we had not used a fall-
back interpreter, this could have been relaxed resulting in faster prologue and
epilogue blocks.
The heuristics present for nding appropriate code to translate are not as
eective as we would have liked. One design assumption was that the instruc-
tion cache performance would severely worsen if large amounts of code were
generated. So far, we have little data to support that hypothesis.
7.2 Experiences
Debugging is never any fun. Debugging code without debug information from
a compiler is worse. Debugging code that is written in runtime to memory by
other potentially buggy code is a nightmare.
The rst running version of the translator presented in this thesis was ready
less than two months from the start of the project. The rest (3+ months) has
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been devoted to debugging and testing. In retrospect we cannot overemphasize
the need for simple design and good testing methods. The sad part of generating
code in runtime is that you have to write all the support utilities yourself. Worse,
generating code in special debug versions may alter its behavior, hiding bugs
that would surface otherwise.
Throughout the development of the translator, our original simulator was
used as a reference platform and as an advanced debugger (the measurement on
the SPECint95 benchmark suite in Chapter 3 were also done using SimICS).
Almost all coding was done in C++ with some parts in SPARC assembler.
C++ proved valuable in decreasing the bug frequency and the heavy use of the
standard template library increased productivity signicantly. Our principal
concern with C++ was that the code would be painfully slow. This turned out
not to be the case (see Chapter 5).
The basic design was laid out in the rst two months of the thesis work and
has since been subject to frequent additions. We must stress the importance of
testing all existing features before adding new ones.
7.3 Future work
Since this thesis was a limited time project, this report leaves several interesting
tasks undone. These include;
 Port the translation extension to the new interpreter core that has been
developed using the SimGen [17] simulator generator. SimGen supports
automatic generation of specialized service routines for common opera-
tions. The design space with specialized service routines and runtime
generated code has yet to be explored.
 Extending the translator to handle some of the remaining instruction
types, most notably o-page branches and oating point instructions.
 Letting the translated code blocks branch directly to the next service
routine or translated code block without involving the intermediate code.
This is called chaining and has been shown to give signicant performance
improvements with other simulators [34].
 Better code selection heuristics. The present code selection heuristics
fail to nd a large enough portion of the simulated code for translation.
Evaluate the eects of translating code when decoding to intermediate
code, i.e. translate all code that is executed at least once.
 When using translated code that has a dierent mechanism than the in-
terpreter for handling condition codes, removing the optimistic mode for
condition code handling may lead to better performance since the inter-
mediate code size is halved.
 Evaluate the caching eects of runtime code generation. This applies not
only to the code expansion from generated code, but also to the size of
the translator itself, and to the size of the interpreter core.
Appendix A
Introduction to UltraSPARC
Understanding the target architecture is paramount for performance sensitive
programming. This appendix serves as an introduction to the only current
SimICS target, Sun's UltraSPARC. The latest revision of SPARC is version
9 [32] (the rst version was actually version 7). UltraSPARC documentation
can be found in [29].
A.1 SPARC architecture
The SPARC (Sun Processor ARChitecture, later Scalable Processor ARChitec-
ture) is the result of computer architecture research at Berkeley in the early
1980s [12]. It is an interesting design that combines the code expansion and
low production volume common to all RISCs with the low clock frequencies of
CISCs.
1
From a simulation point of view it is sort of a worst case, since it includes
most of the features present in RISC processors that present diculties for
simulator design (not to mention actual chip design).
A.1.1 Branch delay slot
First generation RISC processors had a simple 5 stage scalar pipeline. In or-
der not to waste an issue slot waiting for the address calculation on branch
instructions, the designers chose to specify the branch instruction such that the
instruction following the branch (in the branch delay slot) was always fetched,
no matter the outcome of the branch. Delay slots are not easily extended to
superscalar designs. Consequently, no architecture designed with superscalar
implementations in mind have branch delay slots (for example Digital's Alpha
and IBM's POWER).
A.1.2 Condition codes
Versions of the ALU instructions set the single integer condition codes register
introducing dependencies between them. Integer condition codes are dicult
for simulators mainly because they cannot be handled (eectively) in the same
way as the ordinary registers. No other main RISC architecture have integer
condition codes
2
.
1
:->
2
Actually POWER do, but in a much more exible way than SPARC.
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A.1.3 Small primary caches
Cache misses are among the events that a simulator is interested in. Hits are
rather fast to handle, but misses are time consuming since we need to calcu-
late replacement etc. Small primary caches result in higher miss-rates which
makes the simulation progress slower. Of its competitors, only PA-RISC has
signicantly larger primary caches.
A.1.4 Register windows
The most archaic feature of the SPARC is its windowed register le that distin-
guishes it from all other current architectures.
In order to make procedure calls fast, SPARC uses a windowed integer reg-
ister le. Of the 32 registers seen at any time, 8 are global registers that are
not windowed. The remaining 24 are divided into 8 local, 8 input, and 8 output
registers in windows. The idea is that caller places the arguments in the output
registers. The callee then issues a special register window instruction (save)
that places the caller's output registers in the callee's input registers, and allo-
cates a fresh set of local registers. Before returning, the callee places the return
value in the input registers and issues an instruction (restore) that restores the
windowed registers to the view of the caller. The caller then nds the return
value in its output registers.
Since each procedure has access to local registers, the need for spilling regis-
ters to memory should be reduced, resulting in fewer load and store operations.
However, the huge register le is dicult to implement eciently in hardware
3
,
and worse, all the register windows has to be synchronized on context switches
which results in bursty (i.e. inecient) trac to memory.
A.2 UltraSPARC
The UltraSPARC is the latest implementation of the SPARC. It is a super-
scalar design with decoupled integer and oating point units. UltraSPARC-I
and UltraSPARC-II share the same core, so this discussion applies equally well
to both processors.
 A sustainable issue rate of four instructions per cycle. Due to grouping
stalls and cache/TLB misses, the practical issue rate is well below one
instruction per cycle.
 Split on-chip I and D caches. The I-cache is 16kB 2-way set associative,
physically addressed and physically tagged. The D-cache is 16kB direct
mapped, virtually addressed and physically tagged.
 Split on-chip I and D TLBs. Both TLBs are 64-entries large and use
non-most recently used replacement.
 Eight register windows in the integer register le. Four sets of global
registers. 32 64-bit integer registers seen at any time.
 32 64-bit oating point registers (the rst 16 are overloaded with 32 32-bit
registers).
3
It may be the register le that limits the UltraSPARC to in-order issue of instructions. Not
even the UltraSPARC-III, announced to sample in 1998, has made the move to out-of-order
issue (i.e. dynamic scheduling).
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A.2.1 Instruction scheduling model
This section presents a simplied model that is used in the translator to perform
host specic instruction scheduling. The measurement in Chapter 5 were taken
using an even more simplied instruction scheduling model that only lls branch
delay slots.
Instructions are divided into overlapping categories:
Single group. Instructions that can never be grouped with any other instruc-
tion for issue. ldd(a), std(a), lddf(a), addc(cc), subc(cc), (f)movr,
(f)movcc, save, restore, (u,s)mul(cc), mulx, mulscc, (u,s)div(x),
(u,s)divcc, ldstub(a), swap(a), cas(x)a, ld(x)fsr, st(x)fsr, saved,
restored, flush(w), alignaddr, return, done, retry, wr(pr),
rd(pr), tcc, shutdown, second instruction in DCTI (delayed control
transfer instruction) couple.
IEU. add, and, andn, or, orn, sub, xor, xnor, sethi issuable to both IEU
pipelines. sll(x), srl(x), sra(x) issuable to IEU
0
only. taddcc(tv),
tsubcc(tv), addcc, andcc, andncc, orcc, orncc, subcc, xorcc,
xnorcc, edge, array issuable to IEU
1
only. IEU
1
is also used by call,
jmpl, bpr, pst, and fcmp.
Control transfer. call, bpcc, bicc, fb(p)fcc, bpr, jmpl can be issued
one per group.
Load/store. ld(sb,sh,sw,ub,uh,uw,x)(a), ld(d)f(a), st(b,h,w,x)(a), stf(a),
stdf(a), jmpl, membar, stbar, prefetch(a) can in most cases be is-
sued one per group.
Floating point/graphics. In this simplied model we assume that one oat-
ing point/graphics operation can be issued per cycle.
For the scheduler we need to model dependencies, latencies, and resource
usage. For dependency modeling we assume the worst case that all memory
accesses are aliased.
All instructions are modeled to have a one cycle latency for data-dependencies,
except condition code setting instructions that have a zero cycle dependency to
conditional branches, and load instructions that have a two cycle latency.
The resources we model are IEU
0
, IEU
1
, the branch unit, the load/store
unit, the fp unit, and four issue slots. Single group instructions need all four
issue slots. All other instructions require any single issue slot in addition to;
IEU
0;1
Needed by IEU instructions and some others (see above).
Branch unit Needed by all branch instructions.
Load/store unit Needed by all load/store instructions.
FP unit Needed by oating point/graphics instructions.
A.3 SPARC Assembler
The SPARC assembler syntax is simple, like on any RISC. Instructions are
written with the destination register or address last (assignment to the right).
Most instructions take two inputs that can either both be registers or one register
and an immediate value, and produce a result to a register.
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Op Name
add Add
and Bitwise and
ba Branch always
be Branch if equal
bg Branch if greater
ble (ble,a) Branch if less than or equal (annulled)
bne Branch if not equal
brlez,pn Branch if register less than or equal to zero, predict not taken
brnz,a,pn Branch if register not zero, annulled, predict not taken
brz,pt Branch if register zero, predict taken
clr Clear
cmp Compare and modify condition codes
inc Increase
jmp Register indirect branch
ld Load word
ldd Load register pair
mov Copy
nop No operation
or Bitwise or
sethi Set upper 22 bits of register
srl Shift right logical
st Store word
sub (subcc) Subtract (and modify condition codes)
xor Bitwise exclusive or
Table A.1: SPARC instructions used in this report.
All addresses to memory operations are written in brackets.
The control transfer instructions have a one instruction delay slot that is
always fetched. The conditional branches also exist in annulled versions were
the instruction in the delay slot is annulled (i.e. the result is not committed) if
the branch is not taken.
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